Sciweavers

2424 search results - page 454 / 485
» The High Level Architecture for Simulations
Sort
View
HPCA
2006
IEEE
14 years 2 months ago
Increasing the cache efficiency by eliminating noise
Caches are very inefficiently utilized because not all the excess data fetched into the cache, to exploit spatial locality, is utilized. We define cache utilization as the percent...
Prateek Pujara, Aneesh Aggarwal
ISCAS
2006
IEEE
169views Hardware» more  ISCAS 2006»
14 years 2 months ago
An Address-Event Image Sensor Network
We discuss an imaging architecture for sensor pixel in the ALOHA signals an event when a certain amount network applications, that employs a 32 x 32 Address-Event of photons are re...
Thiago Teixeira, Eugenio Culurciello, Andreas G. A...
SI3D
2006
ACM
14 years 2 months ago
Splatting indirect illumination
Global illumination provides a visual richness not achievable with the direct illumination models used by most interactive applications. To generate global effects, numerous appro...
Carsten Dachsbacher, Marc Stamminger
IPPS
2005
IEEE
14 years 2 months ago
Fast Address Translation Techniques for Distributed Shared Memory Compilers
The Distributed Shared Memory (DSM) model is designed to leverage the ease of programming of the shared memory paradigm, while enabling the highperformance by expressing locality ...
François Cantonnet, Tarek A. El-Ghazawi, Pa...
VSTTE
2005
Springer
14 years 2 months ago
Verifying Design with Proof Scores
: Verifying design instead of code can be an effective and practical approach to obtaining verified software. This paper argues that proof scores are an attractive method for ver...
Kokichi Futatsugi, Joseph A. Goguen, Kazuhiro Ogat...