Sciweavers

2424 search results - page 74 / 485
» The High Level Architecture for Simulations
Sort
View
CODES
2004
IEEE
15 years 9 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
173
Voted
JPDC
2007
86views more  JPDC 2007»
15 years 5 months ago
Strategies to create platforms for differentiated services from dedicated and opportunistic resources
This paper is proposing a new platform for implementing services in future service oriented architectures. The basic premise of our proposal is that by combining large volume of u...
Shah Asaduzzaman, Muthucumaru Maheswaran
SC
2005
ACM
15 years 11 months ago
Transparent, Incremental Checkpointing at Kernel Level: a Foundation for Fault Tolerance for Parallel Computers
We describe the software architecture, technical features, and performance of TICK (Transparent Incremental Checkpointer at Kernel level), a system-level checkpointer implemented ...
Roberto Gioiosa, José Carlos Sancho, Song J...
DAC
2004
ACM
16 years 6 months ago
System design for DSP applications in transaction level modeling paradigm
In this paper, we systematically define three transaction level TLMs), which reside at different levels of abstraction between the functional and the implementation model of a DSP...
Abhijit K. Deb, Axel Jantsch, Johnny Öberg
WSC
2001
15 years 7 months ago
Simulation application service providing (SIM-ASP)
This paper considers advantages and actual problems of web based simulation systems. Based on a review of environments and languages for web based simulation, some fundamental req...
Thomas Wiedemann