Sciweavers

7529 search results - page 1473 / 1506
» The Modula-3 Type System
Sort
View
ASPDAC
2001
ACM
130views Hardware» more  ASPDAC 2001»
13 years 11 months ago
Area/delay estimation for digital signal processor cores
Hardware/software partitioning is one of the key processes in a hardware/software cosynthesis system for digital signal processor cores. In hardware/software partitioning, area and...
Yuichiro Miyaoka, Yoshiharu Kataoka, Nozomu Togawa...
SIGUCCS
2000
ACM
13 years 11 months ago
Developing and Implementing a Comprehensive Training and Incentive Program for Student Employees in Information Technology
Anyone who works with student employees knows that while it is often difficult to train sufficiently, it is of the utmost importance to have a qualified, knowledgeable staff. We w...
Jim Osborn
INFOVIS
1995
IEEE
13 years 11 months ago
The information mural: a technique for displaying and navigating large information spaces
Visualizations which depict entire information spaces provide context for navigation and browsing tasks; however, the limited size of the display screen makes creating effective g...
Dean F. Jerding, John T. Stasko
POPL
1995
ACM
13 years 11 months ago
Monad Transformers and Modular Interpreters
We show how a set of building blocks can be used to construct programming language interpreters, and present implementations of such building blocks capable of supporting many com...
Sheng Liang, Paul Hudak, Mark P. Jones
SIGGRAPH
1995
ACM
13 years 11 months ago
A signal processing approach to fair surface design
In this paper we describe a new tool for interactive free-form fair surface design. By generalizing classical discrete Fourier analysis to two-dimensional discrete surface signals...
Gabriel Taubin
« Prev « First page 1473 / 1506 Last » Next »