Sciweavers

314 search results - page 38 / 63
» The Nachos Instructional Operating System
Sort
View
ISCAS
2005
IEEE
164views Hardware» more  ISCAS 2005»
14 years 2 months ago
A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware
—A triangle setup engine (TSE) generates setup parameters for rasterization in 3D graphics hardware. Since the TSE must be flexible for various embedded systems, a programmable T...
Kyusik Chung, Donghyun Kim, Lee-Sup Kim
ISLPED
1996
ACM
101views Hardware» more  ISLPED 1996»
14 years 29 days ago
High-level power estimation
The growing demand for portable electronic devices has led to an increased emphasis on power consumption within the semiconductor industry. As a result, designers are now encourag...
Paul E. Landman
MICRO
1991
IEEE
115views Hardware» more  MICRO 1991»
14 years 10 days ago
Executing Loops on a Fine-Grained MIMD Architecture
- We present techniques for exploiting parallelism extracted from loops on an MIMD system. Parallelism is exploited through parallel execution of instructions on multiple processor...
Sunah Lee, Rajiv Gupta
DAC
2000
ACM
14 years 9 months ago
Compiling Esterel into sequential code
This paper presents a novel compiler for Esterel, a concurrent synchronous imperative language. It generates fast, small object code by compiling away concurrency, producing a sin...
Stephen A. Edwards
FPGA
2004
ACM
133views FPGA» more  FPGA 2004»
14 years 2 months ago
FPGAs vs. CPUs: trends in peak floating-point performance
Moore’s Law states that the number of transistors on a device doubles every two years; however, it is often (mis)quoted based on its impact on CPU performance. This important co...
Keith D. Underwood