Sciweavers

694 search results - page 25 / 139
» The Power of the Middle Bit
Sort
View
GLVLSI
2003
IEEE
310views VLSI» more  GLVLSI 2003»
14 years 1 months ago
54x54-bit radix-4 multiplier based on modified booth algorithm
In this paper, we describe a low power and high speed multiplier suitable for standard cell-based ASIC design methodologies. For the purpose, an optimized booth encoder, compact 2...
Ki-seon Cho, Jong-on Park, Jin-seok Hong, Goang-se...
ISCAS
2002
IEEE
149views Hardware» more  ISCAS 2002»
14 years 25 days ago
Design of a DSP-based 24 bit digital audio equalizer for automotive applications
The project deals with the design and realization of a dedicated board DSP-based for the processing of audio signals for automotive applications (DIGIcar). The I/O interface of th...
Alberto Bellini, Eraldo Carpanoni, Giacomo Frassi,...
ICMCS
2006
IEEE
138views Multimedia» more  ICMCS 2006»
14 years 1 months ago
An Effective Mode Decision Scheme in Macroblock-Based PFGS
The Progressive Fine Granularity Scalable (PFGS) coding is a promising technique for streaming video applications. The macroblock-based PFGS coding proposes several INTER modes fo...
Tiantian Sun, Jizheng Xu, Feng Wu, Wen Gao
ISCAS
2007
IEEE
78views Hardware» more  ISCAS 2007»
14 years 2 months ago
Towards Automated Power Gating of Registers using CoDeL
— In this paper, we use the CoDeL platform to develop test circuits and analyze the potential and performance impact of power gating individual registers. For each register, we e...
Nainesh Agarwal, Nikitas J. Dimopoulos
IPSN
2007
Springer
14 years 2 months ago
Power scheduling for wireless sensor and actuator networks
We previously presented a model for some wireless sensor and actuator network (WSAN) applications based on the vector space tools of frame theory. In this WSAN model there is a we...
Christopher J. Rozell, Don H. Johnson