Sciweavers

6271 search results - page 80 / 1255
» The RACE network architecture
Sort
View
CODES
2000
IEEE
14 years 1 months ago
Compaan: deriving process networks from Matlab for embedded signal processing architectures
This paperpresents the Compaantool that automatically transforms a nestedloopprogram written in Matlab into a processnetwork specification. The processnetworkmodelof computation...
Bart Kienhuis, Edwin Rijpkema, Ed F. Deprettere
ISCA
2003
IEEE
112views Hardware» more  ISCA 2003»
14 years 2 months ago
A Pipelined Memory Architecture for High Throughput Network Processors
Designing ASICs for each new generation of backbone routers is a time intensive and fiscally draining process. In this paper we focus on the design of a programmable architecture...
Timothy Sherwood, George Varghese, Brad Calder
PREMI
2005
Springer
14 years 2 months ago
Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA
In this paper we present and analyze an artificial neural network hardware engine, its architecture and implementation. The engine was designed to solve performance problems of the...
Milene Barbosa Carvalho, Alexandre Marques Amaral,...
ACSAC
1999
IEEE
14 years 1 months ago
An Asynchronous Distributed Access Control Architecture for IP over ATM Networks
In this article, we describe a new architecture providing the access control service in both ATM and IPover-ATM networks. This architecture is based on agents distributed in netwo...
Olivier Paul, Maryline Laurent, Sylvain Gombault
AINA
2007
IEEE
14 years 3 months ago
Applying Web-based Networking Protocols and Software Architectures for providing adaptivity, personalization, and remotization f
This paper proposes an innovative use of a mix of networking standards and software implementation technologies for the design of industrial Human Machine Interface (HMI) systems....
Alessandro Bozzon, Marco Brambilla, Piero Fraterna...