Sciweavers

100 search results - page 9 / 20
» The Sizing Rules Method for Analog Integrated Circuit Design
Sort
View
ICCAD
2006
IEEE
139views Hardware» more  ICCAD 2006»
14 years 4 months ago
Analog placement with symmetry and other placement constraints
In order to handle device matching in analog circuits, some pairs of modules are required to be placed symmetrically. This paper addresses this device-level placement problem for ...
Yiu-Cheong Tam, Evangeline F. Y. Young, Chris C. N...
DAC
2006
ACM
14 years 1 months ago
Design in reliability for communication designs
Silicon design implementation has become increasingly complex with the deep submicron technologies such as 90nm and below. It is common to see multiple processor cores, several ty...
Uday Reddy Bandi, Murty Dasaka, Pavan K. Kumar
ISPD
2003
ACM
73views Hardware» more  ISPD 2003»
14 years 24 days ago
Research directions for coevolution of rules and routers
Design rules in advanced IC manufacturing processes are increasingly problematic for modern router architectures and algorithms. This paper first reviews types and causes of “d...
Andrew B. Kahng
BPM
2006
Springer
119views Business» more  BPM 2006»
13 years 11 months ago
Business Process Design by View Integration
Even though the design of business processes most often has to consolidate the knowledge of several process stakeholders, this fact is utilized only to a limited extent by existing...
Jan Mendling, Carlo Simon
ISPD
2009
ACM
126views Hardware» more  ISPD 2009»
14 years 2 months ago
A new algorithm for simultaneous gate sizing and threshold voltage assignment
Gate sizing and threshold voltage (Vt) assignment are popular techniques for circuit timing and power optimization. Existing methods, by and large, are either sensitivity-driven h...
Yifang Liu, Jiang Hu