Sciweavers

1994 search results - page 91 / 399
» The design of a high performance low power microprocessor
Sort
View
ICRA
2007
IEEE
111views Robotics» more  ICRA 2007»
14 years 3 months ago
Using COTS to Construct a High Performance Robot Arm
Abstract— In this paper we present a design study and technical specifications of a high performance robotic manipulator to be used for ball catching experiments using commercia...
Christian Smith, Henrik I. Christensen
ASPDAC
2005
ACM
89views Hardware» more  ASPDAC 2005»
13 years 11 months ago
Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction
Power has become an increasingly important design constraint for FPGAs in nanometer technologies, and global interconnects should be the focus of FPGA power reduction as they cons...
Yan Lin, Fei Li, Lei He
ISCAS
2007
IEEE
117views Hardware» more  ISCAS 2007»
14 years 3 months ago
Designing Efficient Inductive Power Links for Implantable Devices
—Due to limited battery life and size limitations, many implantable biomedical devices must be powered inductively. Because of weak coupling between implanted and external coils,...
Reid R. Harrison
MICRO
2002
IEEE
128views Hardware» more  MICRO 2002»
14 years 1 months ago
Compiler-directed instruction cache leakage optimization
Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consum...
Wei Zhang 0002, Jie S. Hu, Vijay Degalahal, Mahmut...
GLOBECOM
2007
IEEE
14 years 3 months ago
Low PAPR STBCs from Complex Partial-Orthogonal Designs (CPODs)
— Space-time codes from complex orthogonal designs (CODs) with no zero entries offer low Peak to Average power ratio (PAPR) and avoid the problem of turning off antennas. But COD...
Gopu V. R. Muni Kumar, B. Sundar Rajan