Sciweavers

517 search results - page 69 / 104
» The design of a low energy FPGA
Sort
View
INFOCOM
2012
IEEE
11 years 9 months ago
SpeedBalance: Speed-scaling-aware optimal load balancing for green cellular networks
—This paper considers a component-level deceleration technique in BS operation, called speed-scaling, that is more conservative than entirely shutting down BSs, yet can conserve ...
Kyuho Son, Bhaskar Krishnamachari
ISLPED
2010
ACM
170views Hardware» more  ISLPED 2010»
13 years 7 months ago
Low-power sub-threshold design of secure physical unclonable functions
The unique and unpredictable nature of silicon enables the use of physical unclonable functions (PUFs) for chip identification and authentication. Since the function of PUFs depen...
Lang Lin, Daniel E. Holcomb, Dilip Kumar Krishnapp...
VLSID
2002
IEEE
126views VLSI» more  VLSID 2002»
14 years 7 months ago
A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication
With the projected significant growth in mobile internet and multimedia services, there is a strong demand for nextgeneration appliances capable of wireless image communication. O...
Debashis Panigrahi, Clark N. Taylor, Sujit Dey
HPCA
2005
IEEE
14 years 1 months ago
Microarchitectural Wire Management for Performance and Power in Partitioned Architectures
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
Rajeev Balasubramonian, Naveen Muralimanohar, Kart...
INFOCOM
2012
IEEE
11 years 9 months ago
Realizing the full potential of PSM using proxying
Abstract—The WiFi radio in smartphones consumes a significant portion of energy when active. To reduce the energy consumption, the Power Saving Mode was standardized in IEEE 802...
Ning Ding, Abhinav Pathak, Dimitrios Koutsonikolas...