Sciweavers

271 search results - page 44 / 55
» The lattice of embedded subsets
Sort
View
SAMOS
2004
Springer
14 years 3 months ago
High-Speed Event-Driven RTL Compiled Simulation
In this paper we present a new approach for generating high-speed optimized event-driven register transfer level (RTL) compiled simulators. The generation of the simulators is part...
Alexey Kupriyanov, Frank Hannig, Jürgen Teich
ICDS
2010
IEEE
14 years 3 months ago
Modeling and Analysis of Laws Using BPR and Goal-Oriented Framework
Abstract—Recently, two complementary approaches are proposed to represent, model and analyze laws: the Nomos and VLPM approaches. Nomos is a goal-oriented approach to effectively...
Adolfo Villafiorita, Komminist Weldemariam, Angelo...
ISQED
2010
IEEE
137views Hardware» more  ISQED 2010»
14 years 3 months ago
Automated silicon debug data analysis techniques for a hardware data acquisition environment
Abstract—Silicon debug poses a unique challenge to the engineer because of the limited access to internal signals of the chip. Embedded hardware such as trace buffers helps overc...
Yu-Shen Yang, Brian Keng, Nicola Nicolici, Andreas...
RTAS
2003
IEEE
14 years 3 months ago
Probabilistic Worst-Case Response-Time Analysis for the Controller Area Network
This paper presents a novel approach for calculating a probabilistic worst-case response-time for messages in the Controller Area Network (CAN). CAN uses a bit-stuffing mechanism...
Thomas Nolte, Hans Hansson, Christer Norström
RTCSA
2003
IEEE
14 years 3 months ago
XRTJ: An Extensible Distributed High-Integrity Real-Time Java Environment
Despite Java’s initial promise of providing a reliable and cost-effective platform-independent environment, the language appears to be unfavourable in the area of high-integrity...
Erik Yu-Shing Hu, Andy J. Wellings, Guillem Bernat