Sciweavers

98 search results - page 17 / 20
» The scaling of interconnect buffer needs
Sort
View
CATA
2003
13 years 9 months ago
A Genetic Algorithm Approach to Static Task Scheduling in a Reconfigurable Hardware Environment
This paper presents a basic framework for applying static task scheduling techniques to arbitrarily-structured task systems whose targeted execution environment is comprised of fi...
Sin Ming Loo, B. Earl Wells, J. D. Winningham
ICCAD
2007
IEEE
173views Hardware» more  ICCAD 2007»
14 years 4 months ago
Bounding L2 gain system error generated by approximations of the nonlinear vector field
Abstract— Typical nonlinear model order reduction approaches need to address two issues: reducing the order of the model, and approximating the vector field. In this paper we fo...
Kin Cheong Sou, Alexandre Megretski, Luca Daniel
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
14 years 4 months ago
Clustering for processing rate optimization
Clustering (or partitioning) is a crucial step between logic synthesis and physical design in the layout of a large scale design. A design verified at the logic synthesis level m...
Chuan Lin, Jia Wang, Hai Zhou
WETICE
1999
IEEE
13 years 11 months ago
Replacing Copies with Connections: Managing Software across the Virtual Organization
The Internet, the World Wide Web, JavaTM technology, and software components are changing the software business. Activities traditionally constrained by the need for intense infor...
Tobias Murer, Michael L. Van de Vanter
GLVLSI
2010
IEEE
220views VLSI» more  GLVLSI 2010»
13 years 9 months ago
Thermal-aware voltage droop compensation for multi-core architectures
As the rated performance of microprocessors increases, voltage droop emergencies become a significant problem. In this paper, two new techniques to combat voltage droop emergencie...
Jia Zhao, Basab Datta, Wayne P. Burleson, Russell ...