Sciweavers

652 search results - page 26 / 131
» Time Management in The High Level Architecture
Sort
View
MMNS
2007
208views Multimedia» more  MMNS 2007»
13 years 10 months ago
Hybrid Overlay Networks Management for Real-Time Multimedia Streaming over P2P Networks
Recent growth of the multimedia content delivery over the Internet and the popularity of the peer-to-peer (P2P) architecture have opened new horizons for emerging novel services ov...
Mubashar Mushtaq, Toufik Ahmed
DAC
2012
ACM
11 years 11 months ago
A metric for layout-friendly microarchitecture optimization in high-level synthesis
In this work we address the problem of managing interconnect timing in high-level synthesis by generating a layoutfriendly microarchitecture. A metric called spreading score is pr...
Jason Cong, Bin Liu
ACSD
2009
IEEE
139views Hardware» more  ACSD 2009»
14 years 3 months ago
Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors
The SpiNNaker project aims to develop parallel computer systems with more than a million embedded processors. The goal of the project is to support largescale simulations of syste...
Stephen B. Furber, Andrew D. Brown
ISMVL
2002
IEEE
120views Hardware» more  ISMVL 2002»
14 years 1 months ago
An Impact of Introducing Multi-Level Signals to a Bandpass Cascaded Delta-Sigma Modulator
An impact of introducing multi-level signals to a bandpass delta-sigma modulator (DSM), which is of particular interest for wireless communications applications, has been investig...
Takao Waho, Shin-ya Kobayashi, Koji Matsuura
DAC
1998
ACM
14 years 9 months ago
Policy Optimization for Dynamic Power Management
Dynamic power management schemes (also called policies) can be used to control the power consumption levels of electronic systems, by setting their components in different states,...
Giuseppe A. Paleologo, Luca Benini, Alessandro Bog...