Sciweavers

652 search results - page 39 / 131
» Time Management in The High Level Architecture
Sort
View
PERCOM
2003
ACM
14 years 8 months ago
Dynamic Bandwidth Management for Single-Hop Ad Hoc Wireless Networks
Distributed weighted fair scheduling schemes for QoS support in wireless networks have not yet become standard. In this paper we propose an Admission Control and Dynamic Bandwidth...
Samarth H. Shah, Kai Chen, Klara Nahrstedt
SEC
2008
13 years 10 months ago
Collaborative architecture for malware detection and analysis
The constant increase of malware threats clearly shows that the present countermeasures are not sufficient especially because most actions are put in place only when infections hav...
Michele Colajanni, Daniele Gozzi, Mirco Marchetti
FCCM
2005
IEEE
115views VLSI» more  FCCM 2005»
14 years 2 months ago
FIFO Communication Models in Operating Systems for Reconfigurable Computing
Increasing demands upon embedded systems for higher level services like networking, user interfaces and file system management, are driving growth in fully-featured operating syst...
John A. Williams, Neil W. Bergmann, X. Xie
ISCA
2005
IEEE
181views Hardware» more  ISCA 2005»
14 years 2 months ago
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
Evan Speight, Hazim Shafi, Lixin Zhang, Ramakrishn...
ISCA
2009
IEEE
239views Hardware» more  ISCA 2009»
14 years 3 months ago
Scalable high performance main memory system using phase-change memory technology
The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. A...
Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Ju...