Sciweavers

652 search results - page 92 / 131
» Time Management in The High Level Architecture
Sort
View
PPOPP
2005
ACM
14 years 2 months ago
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems
Disk subsystem is known to be a major contributor to overall power consumption of high-end parallel systems. Past research proposed several architectural level techniques to reduc...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, A...
IEEEARES
2006
IEEE
14 years 2 months ago
Application of the Digraph Method in System Fault Diagnostics
There is an increasing demand for highly reliable systems in the safety conscious climate of today’s world. When a fault does occur there are two desirable outcomes. Firstly, de...
E. M. Kelly, L. M. Bartlett
SIGMOD
2011
ACM
220views Database» more  SIGMOD 2011»
12 years 11 months ago
Zephyr: live migration in shared nothing databases for elastic cloud platforms
Multitenant data infrastructures for large cloud platforms hosting hundreds of thousands of applications face the challenge of serving applications characterized by small data foo...
Aaron J. Elmore, Sudipto Das, Divyakant Agrawal, A...
BIS
2009
168views Business» more  BIS 2009»
13 years 10 months ago
Defining Adaptation Constraints for Business Process Variants
Abstract. In current dynamic business environment, it has been argued that certain characteristics of ad-hocism in business processes are desirable. Such business processes typical...
Ruopeng Lu, Shazia Wasim Sadiq, Guido Governatori,...
DAC
2006
ACM
14 years 9 months ago
Rapid estimation of control delay from high-level specifications
We address the problem of estimating controller delay from high-level specifications during behavioral synthesis. Typically, the critical path of a synthesised behavioral design g...
Gagan Raj Gupta, Madhur Gupta, Preeti Ranjan Panda