Sciweavers

608 search results - page 118 / 122
» Time Space Sharing Scheduling and Architectural Support
Sort
View
IEEEPACT
2008
IEEE
14 years 1 months ago
Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor
Moore’s Law and the drive towards performance efficiency have led to the on-chip integration of general-purpose cores with special-purpose accelerators. Pangaea is a heterogeneo...
Henry Wong, Anne Bracy, Ethan Schuchman, Tor M. Aa...
SPAA
2004
ACM
14 years 28 days ago
Fighting against two adversaries: page migration in dynamic networks
Page migration is one of the fundamental subproblems in the framework of data management in networks. It occurs in a distributed network of processors sharing one indivisible memo...
Marcin Bienkowski, Miroslaw Korzeniowski, Friedhel...
XPU
2007
Springer
14 years 1 months ago
Empirical Evidence Principle and Joint Engagement Practice to Introduce XP
Bringing software process change to an organisation is a real challenge. The authors have shown a sample attempt to carry out a process change and then reflected on its results and...
Lech Madeyski, Wojciech Biela
VR
2002
IEEE
125views Virtual Reality» more  VR 2002»
14 years 13 days ago
A Scalable, Multi-User VRML Server
VRML97 allows the description of dynamic worlds that can change with both the passage of time, and user interaction. Unfortunately, the current VRML usage model prevents its full ...
Thomas Rischbeck, Paul Watson
HPCA
1998
IEEE
13 years 11 months ago
Enhancing Memory Use in Simple Coma: Multiplexed Simple Coma
Scalable shared-memory multiprocessors that are designed as Cache-Only Memory Architectures Coma allow automatic replication and migration of data in the main memory. This enhance...
Sujoy Basu, Josep Torrellas