Sciweavers

70 search results - page 11 / 14
» Time-Energy Design Space Exploration for Multi-Layer Memory ...
Sort
View
ISLPED
2005
ACM
150views Hardware» more  ISLPED 2005»
14 years 18 days ago
Fast configurable-cache tuning with a unified second-level cache
Tuning a configurable cache subsystem to an application can greatly reduce memory hierarchy energy consumption. Previous tuning methods use a level one configurable cache only, or...
Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
14 years 7 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
AAAI
2006
13 years 8 months ago
Multimodal Cognitive Architecture: Making Perception More Central to Intelligent Behavior
I propose that the notion of cognitive state be broadened from the current predicate-symbolic, Language-of-Thought framework to a multi-modal one, where perception and kinesthetic...
B. Chandrasekaran
JAVA
1999
Springer
13 years 11 months ago
Interfacing Java to the Virtual Interface Architecture
User-level network interfaces (UNIs) have reduced the overheads of communication by exposing the buffers used by the network interface DMA engine to the applications. This removes...
Chi-Chao Chang, Thorsten von Eicken
EMSOFT
2008
Springer
13 years 8 months ago
Energy efficient streaming applications with guaranteed throughput on MPSoCs
In this paper we present a design space exploration flow to achieve energy efficiency for streaming applications on MPSoCs while meeting the specified throughput constraints. The ...
Jun Zhu, Ingo Sander, Axel Jantsch