Sciweavers

483 search results - page 54 / 97
» Timing Games and Shared Memory
Sort
View
DICTA
2007
13 years 11 months ago
Simplex Optimisation Initialized by Gaussian Mixture for Active Appearance Models
Active appearance model efficiently aligns objects which are previously modelized in images. We use it for Human Machine Interface (face gesture analysis, lips reading) to modeli...
Yasser Aidarous, Sylvain Le Gallou, Renaud S&eacut...
CODES
2008
IEEE
14 years 4 months ago
Scratchpad allocation for concurrent embedded software
Software-controlled scratchpad memory is increasingly employed in embedded systems as it offers better timing predictability compared to caches. Previous scratchpad allocation alg...
Vivy Suhendra, Abhik Roychoudhury, Tulika Mitra
ICCAD
2005
IEEE
131views Hardware» more  ICCAD 2005»
14 years 6 months ago
Code restructuring for improving cache performance of MPSoCs
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
Guilin Chen, Mahmut T. Kandemir
SIGCOMM
2012
ACM
12 years 11 days ago
Multi-resource fair queueing for packet processing
Middleboxes are ubiquitous in today’s networks and perform a variety of important functions, including IDS, VPN, firewalling, and WAN optimization. These functions differ vastl...
Ali Ghodsi, Vyas Sekar, Matei Zaharia, Ion Stoica
EUROSYS
2007
ACM
14 years 7 months ago
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
David K. Tam, Reza Azimi, Michael Stumm