Sciweavers

483 search results - page 88 / 97
» Timing Games and Shared Memory
Sort
View
DASFAA
2010
IEEE
141views Database» more  DASFAA 2010»
15 years 10 months ago
Optimizing Write Performance for Read Optimized Databases
Compression in column-oriented databases has been proven to offer both performance enhancements and reductions in storage consumption. This is especially true for read access as c...
Jens Krüger, Martin Grund, Christian Tinnefel...
132
Voted
ISPASS
2010
IEEE
15 years 10 months ago
Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads
Abstract—We generate and provide miniature synthetic benchmark clones for modern workloads to solve two pre-silicon design challenges, namely: 1) huge simulation time (weeks to m...
Karthik Ganesan, Jungho Jo, Lizy K. John
134
Voted
ISPASS
2009
IEEE
15 years 10 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
126
Voted
VRML
2004
ACM
15 years 8 months ago
A VRML97-X3D extension for massive scenery management in virtual worlds
In this paper we present a VRML97-X3D extension to describe precomputed visibility relationships in the context of progressive transmission as well as real time visualization of m...
Jean-Eudes Marvie, Kadi Bouatouch
154
Voted
CODES
2004
IEEE
15 years 7 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis