Sciweavers

290 search results - page 48 / 58
» Timing analysis in high-level synthesis
Sort
View
COMPSAC
2002
IEEE
14 years 20 days ago
Formalizing Incremental Design in Real-time Area: SCTL/MUS-T
Achievement of quality in software design, while never easy, is made more difficult by the inherent complexity of hard real-time (HRT) design. Furthermore, timing requirements in...
Ana Fernández Vilas, José J. Pazos A...
ISCAS
2005
IEEE
122views Hardware» more  ISCAS 2005»
14 years 1 months ago
A mixed analog-digital hybrid for speech enhancement purposes
Abstract— This paper presents and evaluates a hybrid implementation of a low complexity algorithm for speech enhancement, the Adaptive Gain Equalizer (AGE). The AGE is a subband ...
Benny Sallberg, Mattias Dahl, Henrik Akesson, Ingv...
ICFP
1997
ACM
13 years 12 months ago
Implementing Bit-addressing with Specialization
General media-processing programs are easily expressed with bitaddressing and variable-sized bit-fields. But the natural implementation of bit-addressing relies on dynamic shift ...
Scott Draves
CIVR
2008
Springer
181views Image Analysis» more  CIVR 2008»
13 years 9 months ago
Supporting video library exploratory search: when storyboards are not enough
Storyboards, a grid layout of thumbnail images as surrogates representing video, have received much attention in video retrieval interfaces and published studies through the years...
Michael G. Christel
HPCA
2009
IEEE
14 years 8 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...