Sciweavers

264 search results - page 27 / 53
» Timing driven power gating
Sort
View
DIS
2006
Springer
14 years 10 days ago
Incremental Algorithm Driven by Error Margins
Incremental learning is an approach to deal with the classification task when datasets are too large or when new examples can arrive at any time. One possible approach uses concent...
Gonzalo Ramos-Jiménez, José del Camp...
TREC
2007
13 years 9 months ago
Lymba's PowerAnswer 4 in TREC 2007
This paper reports on Lymba Corporation’s (a spinoff of Language Computer Corporation) participation in the TREC 2007 Question Answering track. An overview of the PowerAnswer 4 ...
Dan I. Moldovan, Christine Clark, Moldovan Bowden
TVLSI
1998
99views more  TVLSI 1998»
13 years 8 months ago
Some experiments about wave pipelining on FPGA's
— Wave pipelining offers a unique combination of high speed, low latency, and moderate power consumption. The construction of wave pipelines is benefited by the use of gates and...
Eduardo I. Boemo, Sergio López-Buedo, Juan ...
PACS
2000
Springer
121views Hardware» more  PACS 2000»
14 years 7 days ago
Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power
Reducing the supply voltage to reduce dynamic power consumption in CMOS devices, inadvertently will lead to an exponential increase in leakage power dissipation. In this work we ex...
Stefanos Kaxiras, Zhigang Hu, Girija J. Narlikar, ...
ASPDAC
2010
ACM
165views Hardware» more  ASPDAC 2010»
13 years 6 months ago
Dynamic power estimation for deep submicron circuits with process variation
- Dynamic power consumption in CMOS circuits is usually estimated based on the number of signal transitions. However, when considering glitches, this is not accurate because narrow...
Quang Dinh, Deming Chen, Martin D. F. Wong