Sciweavers

120 search results - page 11 / 24
» Timing-driven placement for FPGAs
Sort
View
FPGA
2008
ACM
163views FPGA» more  FPGA 2008»
13 years 9 months ago
High-quality, deterministic parallel placement for FPGAs on commodity hardware
In this paper, we describe the application of two parallelization strategies to the Quartus II FPGA placer. The first
Adrian Ludwin, Vaughn Betz, Ketan Padalia
TODAES
2002
47views more  TODAES 2002»
13 years 7 months ago
Fast placement approaches for FPGAs
Russell Tessier
FPL
2010
Springer
144views Hardware» more  FPL 2010»
13 years 5 months ago
A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs
Andreas Oetken, Stefan Wildermann, Jürgen Tei...
ISPD
1997
ACM
100views Hardware» more  ISPD 1997»
13 years 12 months ago
A pseudo-hierarchical methodology for high performance microprocessor design
- This paper reports on a highly effective methodology to construct complex high performance microprocessors. Critical aspects of the methodology include an integrated database for...
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert...
SLIP
2005
ACM
14 years 1 months ago
A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool
The interconnection architecture of FPGAs such as switches dominates performance of FPGAs. Three-dimensional integration of FPGAs overcomes interconnect limitations by allowing in...
Young-Su Kwon, Payam Lajevardi, Anantha P. Chandra...