484 search results - page 24 / 97 » To Parallelize or Not to Parallelize, Speed Up Issue |
ISCA
2005
IEEE
14 years 2 months ago
2005
IEEE
One of the most important problems faced by microarchitecture designers is the poor scalability of some of the current solutions with increased clock frequencies and wider pipelin...
IPPS
2000
IEEE
14 years 25 days ago
2000
IEEE
This paper presents a new superscalar architecture for fast discrete cosine transform (DCT). Comparing with the general SIMD architecture, it speeds up the DCT computation by a fac...
PARELEC
2006
IEEE
14 years 2 months ago
2006
IEEE
Modern microprocessors get more and more susceptible to transient faults, e.g. caused by high-energetic particles due to high integration, clock frequencies, temperature and decre...
IAJIT
2011
13 years 3 months ago
2011
: The recent advances in Wireless Sensor Networks have given rise to many application areas in healthcare. It has produced new field of Wireless Body Area Networks. Using wearable ...
EPIA
1999
Springer
14 years 22 days ago
1999
Springer
YapOr is an or-parallel system that extends the Yap Prolog system to exploit implicit or-parallelism in Prolog programs. It is based on the environment copying model, as first imp...