Sciweavers

91 search results - page 17 / 19
» Towards a Thread-Based Parallel Direct Execution Simulator
Sort
View
CEC
2009
IEEE
14 years 13 days ago
JubiTool: Unified design flow for the Perplexus SIMD hardware accelerator
This paper presents a new unified design flow developed within the Perplexus project that aims to accelerate parallelizable data-intensive applications in the context of ubiquitous...
Olivier Brousse, Jérémie Guillot, Th...
HPCA
2009
IEEE
14 years 9 months ago
Dacota: Post-silicon validation of the memory subsystem in multi-core designs
The number of functional errors escaping design verification and being released into final silicon is growing, due to the increasing complexity and shrinking production schedules ...
Andrew DeOrio, Ilya Wagner, Valeria Bertacco
VLDB
1998
ACM
180views Database» more  VLDB 1998»
14 years 19 days ago
Active Storage for Large-Scale Data Mining and Multimedia
The increasing performance and decreasing cost of processors and memory are causing system intelligence to move into peripherals from the CPU. Storage system designers are using t...
Erik Riedel, Garth A. Gibson, Christos Faloutsos
IPPS
2006
IEEE
14 years 2 months ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
NOSSDAV
2005
Springer
14 years 1 months ago
Multi-context voice communication in a SIP/SIMPLE-based shared virtual sound room with early reflections
An improved prototype of the “voiscape” voice communication medium has been developed and subjectively evaluated. Voiscape enables natural and seamless voice communication by ...
Yasusi Kanada