Sciweavers

149 search results - page 23 / 30
» Towards a general purpose architecture for UI generation
Sort
View
CODES
2003
IEEE
14 years 23 days ago
Design space minimization with timing and code size optimization for embedded DSP
One of the most challenging problems in high-level synthesis is how to quickly explore a wide range of design options to achieve high-quality designs. This paper presents an Integ...
Qingfeng Zhuge, Zili Shao, Bin Xiao, Edwin Hsing-M...
JSAC
2010
78views more  JSAC 2010»
13 years 6 months ago
Evolution of Internet Address Space Deaggregation: Myths and Reality
—Internet routing table size growth and BGP update churn are two prominent Internet scaling issues. There is widespread belief in a high and fast growing number of ASs that deagg...
Luca Cittadini, Wolfgang Mühlbauer, Steve Uhl...
EDBT
2004
ACM
139views Database» more  EDBT 2004»
14 years 7 months ago
GRIDS, Databases, and Information Systems Engineering Research
GRID technology, emerging in the late nineties, has evolved from a metacomputing architecture towards a pervasive computation and information utility. However, the architectural de...
Keith G. Jeffery
CODES
2006
IEEE
14 years 1 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
LCTRTS
2010
Springer
14 years 2 months ago
Operation and data mapping for CGRAs with multi-bank memory
Coarse Grain Reconfigurable Architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and movi...
Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Yunh...