Sciweavers

204 search results - page 24 / 41
» Trace Processors
Sort
View
FMICS
2007
Springer
14 years 2 months ago
Analysis of a Session-Layer Protocol in mCRL2
Abstract. This paper reports the analysis of an industrial implementation of the session-layer of a load-balancing software system. This software comprises 7.5 thousand lines of C ...
Marko C. J. D. van Eekelen, Stefan ten Hoedt, Ren&...
ASPDAC
2006
ACM
140views Hardware» more  ASPDAC 2006»
14 years 2 months ago
A cycle accurate power estimation tool
- Power consumption is one of the major challenges in VLSI Design. Power constrained designs need tools to accurately predict the power consumption and provide feedback to designer...
Rajat Chaudhry, Daniel L. Stasiak, Stephen D. Posl...
SAMOS
2005
Springer
14 years 2 months ago
Micro-architecture Performance Estimation by Formula
An analytical performance model for out of order issue superscalar micro-processors is presented. This model quantifies the performance impacts of micro-architecture design option...
Lucanus J. Simonson, Lei He
SC
2004
ACM
14 years 2 months ago
Scalable Line Dynamics in ParaDiS
We describe an innovative highly parallel application program, ParaDiS, which computes the plastic strength of materials by tracing the evolution of dislocation lines over time. W...
Vasily Bulatov, Wei Cai, Jeff Fier, Masato Hiratan...
ISCA
1997
IEEE
119views Hardware» more  ISCA 1997»
14 years 5 days ago
The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference
Deeply pipelined, superscalar processors require accurate branch prediction to achieve high performance. Two-level branch predictors have been shown to achieve high prediction acc...
Eric Sprangle, Robert S. Chappell, Mitch Alsup, Ya...