Sciweavers

639 search results - page 14 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
EMO
2003
Springer
98views Optimization» more  EMO 2003»
14 years 2 months ago
Visualization and Data Mining of Pareto Solutions Using Self-Organizing Map
Self-Organizing Maps (SOMs) have been used to visualize tradeoffs of Pareto solutions in the objective function space for engineering design obtained by Evolutionary Computation. F...
Shigeru Obayashi, Daisuke Sasaki
CODES
2004
IEEE
14 years 19 days ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
DAC
1993
ACM
14 years 29 days ago
On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping
In this paper we study the area and depth trade-off in LUT based FPGA technology mapping. Starting from a depth-optimal mapping solution, we perform a number of depth relaxation o...
Jason Cong, Yuzheng Ding
FPGA
2010
ACM
276views FPGA» more  FPGA 2010»
14 years 5 months ago
Accelerating Monte Carlo based SSTA using FPGA
Monte Carlo based SSTA serves as the golden standard against alternative SSTA algorithms, but it is seldom used in practice due to its high computation time. In this paper, we acc...
Jason Cong, Karthik Gururaj, Wei Jiang, Bin Liu, K...
TMM
2010
231views Management» more  TMM 2010»
13 years 3 months ago
Real-Time Visual Concept Classification
As datasets grow increasingly large in content-based image and video retrieval, computational efficiency of concept classification is important. This paper reviews techniques to ac...
Jasper R. R. Uijlings, Arnold W. M. Smeulders, Rem...