Sciweavers

639 search results - page 34 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
CASES
2003
ACM
14 years 2 months ago
A low-power accelerator for the SPHINX 3 speech recognition system
Accurate real-time speech recognition is not currently possible in the mobile embedded space where the need for natural voice interfaces is clearly important. The continuous natur...
Binu K. Mathew, Al Davis, Zhen Fang
MAM
2007
113views more  MAM 2007»
13 years 8 months ago
A reconfigurable computing framework for multi-scale cellular image processing
Cellular computing architectures represent an important class of computation that are characterized by simple processing elements, local interconnect and massive parallelism. Thes...
Reid B. Porter, Jan R. Frigo, Al Conti, Neal R. Ha...
HPCA
2006
IEEE
14 years 9 months ago
Exploiting parallelism and structure to accelerate the simulation of chip multi-processors
Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multiprocessors (CMPs) try the ability of designers to develop efficient simulato...
David A. Penry, Daniel Fay, David Hodgdon, Ryan We...
ICPP
2009
IEEE
14 years 3 months ago
Accelerating Checkpoint Operation by Node-Level Write Aggregation on Multicore Systems
—Clusters and applications continue to grow in size while their mean time between failure (MTBF) is getting smaller. Checkpoint/Restart is becoming increasingly important for lar...
Xiangyong Ouyang, Karthik Gopalakrishnan, Dhabales...
CHI
2002
ACM
14 years 9 months ago
Polyarchy visualization: visualizing multiple intersecting hierarchies
Hierarchy visualization has been a hot topic in the Information Visualization community for the last decade. An emerging new information structure is multiple intersecting hierarc...
George G. Robertson, Kim Cameron, Mary Czerwinski,...