Sciweavers

216 search results - page 30 / 44
» Trajectory Data Warehouses: Proposal of Design and Applicati...
Sort
View
PVLDB
2010
90views more  PVLDB 2010»
13 years 6 months ago
The HV-tree: a Memory Hierarchy Aware Version Index
The huge amount of temporal data generated from many important applications call for a highly efficient and scalable version index. The TSB-tree has the potential of large scalab...
Rui Zhang, Martin Stradling
ECML
2006
Springer
14 years 4 days ago
Margin-Based Active Learning for Structured Output Spaces
In many complex machine learning applications there is a need to learn multiple interdependent output variables, where knowledge of these interdependencies can be exploited to impr...
Dan Roth, Kevin Small
ANCS
2010
ACM
13 years 6 months ago
DOS: a scalable optical switch for datacenters
This paper discusses the architecture and performance studies of Datacenter Optical Switch (DOS) designed for scalable and highthroughput interconnections within a data center. DO...
Xiaohui Ye, Yawei Yin, S. J. Ben Yoo, Paul Vincent...
ICMCS
2007
IEEE
144views Multimedia» more  ICMCS 2007»
14 years 2 months ago
A Framework for Modular Signal Processing Systems with High-Performance Requirements
This paper introduces the software framework MMER Lab which allows an effective assembly of modular signal processing systems optimized for memory efficiency and performance. Our...
Lukas Diduch, Ronald Müller, Gerhard Rigoll
FPGA
2005
ACM
174views FPGA» more  FPGA 2005»
14 years 2 months ago
64-bit floating-point FPGA matrix multiplication
We introduce a 64-bit ANSI/IEEE Std 754-1985 floating point design of a hardware matrix multiplier optimized for FPGA implementations. A general block matrix multiplication algor...
Yong Dou, Stamatis Vassiliadis, Georgi Kuzmanov, G...