Sciweavers

429 search results - page 83 / 86
» Transactional memory
Sort
View
CHI
2005
ACM
14 years 10 months ago
Work coordination, workflow, and workarounds in a medical context
In this paper we report an ethnographic study of workarounds--informal temporary practices for handling exceptions to normal workflow--in a hospital environment. Workarounds are a...
Marina Kobayashi, Susan R. Fussell, Yan Xiao, F. J...
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
14 years 4 months ago
A practical FPGA-based framework for novel CMP research
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
Sewook Wee, Jared Casper, Njuguna Njoroge, Yuriy T...
LCPC
2007
Springer
14 years 4 months ago
Pillar: A Parallel Implementation Language
Abstract. As parallelism in microprocessors becomes mainstream, new programming languages and environments are emerging to meet the challenges of parallel programming. To support r...
Todd Anderson, Neal Glew, Peng Guo, Brian T. Lewis...
ASPLOS
2006
ACM
14 years 3 months ago
AVIO: detecting atomicity violations via access interleaving invariants
Concurrency bugs are among the most difficult to test and diagnose of all software bugs. The multicore technology trend worsens this problem. Most previous concurrency bug detect...
Shan Lu, Joseph Tucek, Feng Qin, Yuanyuan Zhou
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
14 years 2 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...