Sciweavers

110 search results - page 15 / 22
» Tuning SAT Checkers for Bounded Model Checking
Sort
View
SPIN
2007
Springer
14 years 3 months ago
SAT-Based Summarization for Boolean Programs
Boolean programs are frequently used to model abstractions of software programs. They have the advantage that reachability properties are decidable, despite the fact that their sta...
Gérard Basler, Daniel Kroening, Georg Weiss...
VLSID
2004
IEEE
91views VLSI» more  VLSID 2004»
14 years 9 months ago
Program Slicing for ATPG-Based Property Checking
This paper presents a novel technique for abstracting designs in order to increase the efficiency of formal property checking. Bounded Model Checking (BMC), using Satisfiability (...
Vivekananda M. Vedula, Whitney J. Townsend, Jacob ...
ECOOPW
1999
Springer
14 years 1 months ago
Aspects and Superimpositions
The model checking of applications of aspects is explained, by showing the stages and proof obligations when a collection of generic aspects (called a superimposition) is combined...
Shmuel Katz, Joseph Gil
ECAI
2008
Springer
13 years 11 months ago
Incremental Diagnosis of DES by Satisfiability
Abstract. We propose a SAT-based algorithm for incremental diagnosis of discrete-event systems. The monotonicity is ensured by a prediction window that uses the future observations...
Alban Grastien, Anbulagan
VLSID
2010
IEEE
155views VLSI» more  VLSID 2010»
13 years 7 months ago
Synchronized Generation of Directed Tests Using Satisfiability Solving
Directed test generation is important for the functional verification of complex system-on-chip designs. SAT based bounded model checking is promising for counterexample generatio...
Xiaoke Qin, Mingsong Chen, Prabhat Mishra