Sciweavers

67 search results - page 11 / 14
» Two Techniques for Improvement the Speedup of Nautilus DSM
Sort
View
MICRO
2003
IEEE
108views Hardware» more  MICRO 2003»
14 years 1 months ago
Reducing Design Complexity of the Load/Store Queue
With faster CPU clocks and wider pipelines, all relevant microarchitecture components should scale accordingly. There have been many proposals for scaling the issue queue, registe...
Il Park, Chong-liang Ooi, T. N. Vijaykumar
ASPLOS
1998
ACM
14 years 3 days ago
Compiler-Controlled Memory
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
Keith D. Cooper, Timothy J. Harvey
IPMI
2009
Springer
14 years 8 months ago
Marginal Space Learning for Efficient Detection of 2D/3D Anatomical Structures in Medical Images
Recently, marginal space learning (MSL) was proposed as a generic approach for automatic detection of 3D anatomical structures in many medical imaging modalities [1]. To accurately...
Yefeng Zheng, Bogdan Georgescu, Dorin Comaniciu
EXPDB
2006
ACM
14 years 1 months ago
Pushing XPath Accelerator to its Limits
Two competing encoding concepts are known to scale well with growing amounts of XML data: XPath Accelerator encoding implemented by MonetDB for in-memory documents and X-Hive’s ...
Christian Grün, Alexander Holupirek, Marc Kra...
CIKM
2010
Springer
13 years 6 months ago
Fast and accurate estimation of shortest paths in large graphs
Computing shortest paths between two given nodes is a fundamental operation over graphs, but known to be nontrivial over large disk-resident instances of graph data. While a numbe...
Andrey Gubichev, Srikanta J. Bedathur, Stephan Seu...