Sciweavers

524 search results - page 12 / 105
» Two efficient methods to reduce power and testing time
Sort
View
EUROPAR
2010
Springer
13 years 8 months ago
Power-Efficient Spilling Techniques for Chip Multiprocessors
Abstract. Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the ...
Enric Herrero, José González, Ramon ...
DATE
2006
IEEE
98views Hardware» more  DATE 2006»
14 years 2 months ago
Power-constrained test scheduling for multi-clock domain SoCs
This paper presents a wrapper and test access mechanism design for multi-clock domain SoCs that consists of cores with different clock frequencies during test. We also propose a t...
Tomokazu Yoneda, Kimihiko Masuda, Hideo Fujiwara
JVCIR
2006
126views more  JVCIR 2006»
13 years 8 months ago
Efficient intra- and inter-mode selection algorithms for H.264/ AVC
Intra-frame mode selection and inter-frame mode selection are new features introduced in the H.264 standard. Intra-frame mode selection dramatically reduces spatial redundancy in ...
Andy C. Yu, King Ngi Ngan, Graham R. Martin
TIP
2008
69views more  TIP 2008»
13 years 8 months ago
An Efficient Phase and Object Estimation Scheme for Phase-Diversity Time Series Data
We present a two-stage method for obtaining both phase and object estimates from phase-diversity time series data. In the first stage, the phases are estimated for each time frame...
Johnathan M. Bardsley
TON
2008
125views more  TON 2008»
13 years 8 months ago
Two techniques for fast computation of constrained shortest paths
Abstract-- Computing constrained shortest paths is fundamental to some important network functions such as QoS routing, which is to find the cheapest path that satisfies certain co...
Shigang Chen, Meongchul Song, Sartaj Sahni