Sciweavers

4116 search results - page 154 / 824
» Type Analysis for CHIP
Sort
View
SIGDOC
2000
ACM
14 years 1 months ago
Making complex document structures accessible through templates
We address two problems of technical authors in structured environments: (1) Structure definitions of the SGML school are limiting: they require one primary hierarchy and do not c...
Felix H. Gatzemeier, Oliver Meyer
ISUVR
2007
13 years 10 months ago
A Concept Model Proposal Study for Interactive Display Set Development
— In consideration of a previous study for developing a next-generation sensible information display set, this paper proposes a development model of a more realistic type that is...
Hyunchul Cho, Kihoon Lee, Jinsil Kim, Jihong Jung,...
ICCAD
2005
IEEE
176views Hardware» more  ICCAD 2005»
14 years 5 months ago
Statistical gate sizing for timing yield optimization
— Variability in the chip design process has been relatively increasing with technology scaling to smaller dimensions. Using worst case analysis for circuit optimization severely...
Debjit Sinha, Narendra V. Shenoy, Hai Zhou
CHES
2003
Springer
100views Cryptology» more  CHES 2003»
14 years 2 months ago
Security Evaluation of Asynchronous Circuits
Abstract. Balanced asynchronous circuits have been touted as a superior replacement for conventional synchronous circuits. To assess these claims, we have designed, manufactured an...
Jacques J. A. Fournier, Simon W. Moore, Huiyun Li,...
DAC
2000
ACM
14 years 1 months ago
Fast power grid simulation
The decrease in feature size and added chip functionality in large sub-micron integrated circuits demand larger grids for power distribution. Since power grids are performance lim...
Sani R. Nassif, Joseph N. Kozhaya