Sciweavers

83 search results - page 11 / 17
» UML design for dynamically reconfigurable multiprocessor emb...
Sort
View
JPDC
2007
167views more  JPDC 2007»
13 years 7 months ago
On the design of high-performance algorithms for aligning multiple protein sequences on mesh-based multiprocessor architectures
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...
Diana H. P. Low, Bharadwaj Veeravalli, David A. Ba...
ISLPED
2003
ACM
95views Hardware» more  ISLPED 2003»
14 years 19 days ago
Power-aware scheduling of conditional task graphs in real-time multiprocessor systems
We propose a novel power-aware task scheduling algorithm for DVS-enabled real-time multiprocessor systems. Unlike the existing algorithms, the proposed DVS algorithm can handle co...
Dongkun Shin, Jihong Kim
DAC
2005
ACM
13 years 9 months ago
Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture ...
Antonio Carlos Schneider Beck, Luigi Carro
CASES
2000
ACM
13 years 11 months ago
A dynamic memory management unit for embedded real-time system-on-a-chip
Dealing with global on-chip memory allocation/de-allocation in a dynamic yet deterministic way is an important issue for upcoming billion transistor multiprocessor System-on-a-Chi...
Mohamed Shalan, Vincent John Mooney III
CII
2006
95views more  CII 2006»
13 years 7 months ago
A neuro-fuzzy monitoring system: Application to flexible production systems
The multiple reconfiguration and the complexity of the modern production system lead to design intelligent monitoring aid systems. Accordingly, the use of neurofuzzy technics seem...
N. Palluat, Daniel I. Racoceanu, Noureddine Zerhou...