Sciweavers

872 search results - page 63 / 175
» UML-based design test generation
Sort
View
JAVA
1999
Springer
15 years 8 months ago
Design, Implementation, and Evaluation of Optimizations in a Just-in-Time Compiler
The Java language incurs a runtime overhead for exception checks and object accesses without an interior pointer in order to ensure safety. It also requires type inclusion test, d...
Kazuaki Ishizaki, Motohiro Kawahito, Toshiaki Yasu...
MTV
2005
IEEE
128views Hardware» more  MTV 2005»
15 years 9 months ago
Automated Extraction of Structural Information from SystemC-based IP for Validation
The increasing complexity and size of system level design models introduces a difficult challenge for validating them. Hence, in most industries, design validation takes a large p...
David Berner, Hiren D. Patel, Deepak Mathaikutty, ...
FPGA
2004
ACM
120views FPGA» more  FPGA 2004»
15 years 9 months ago
Flexibility measurement of domain-specific reconfigurable hardware
Traditional metrics used to compare hardware designs include area, performance, and power. However, these metrics do not form a complete evaluation of reconfigurable hardware. For...
Katherine Compton, Scott Hauck
ITC
2003
IEEE
134views Hardware» more  ITC 2003»
15 years 9 months ago
Effectiveness Improvement of ECR Tests
Energy Consumption Ratio (ECR) test, a current-based test, has shown its ability to reduce the impact of process variations and detect hard-to-detect faults. The effectiveness of ...
Wanli Jiang, Erik Peterson, Bob Robotka
DELTA
2004
IEEE
15 years 7 months ago
Scan Test of IP Cores in an ATE Environment
Manufacturing test of chips made of multiple IP cores requires different techniques if ATE is used. As scan chains are commonly used as access paths to the DUT, ATE architectures ...
Luca Schiano, Yong-Bin Kim, Fabrizio Lombardi