Sciweavers

872 search results - page 90 / 175
» UML-based design test generation
Sort
View
116
Voted
DATE
2007
IEEE
143views Hardware» more  DATE 2007»
15 years 10 months ago
Portable multimedia SoC design: a global challenge
- The intrinsic capability brought by each new technology node opens the way to a broad range of system integration options and continuously enables new applications to be integrat...
Maurizio Paganini, Georg Kimmich, Stephane Ducrey,...
FPGA
2005
ACM
215views FPGA» more  FPGA 2005»
15 years 9 months ago
Design, layout and verification of an FPGA using automated tools
Creating a new FPGA is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately ...
Ian Kuon, Aaron Egier, Jonathan Rose
TCAD
2002
134views more  TCAD 2002»
15 years 3 months ago
DS-LFSR: a BIST TPG for low switching activity
A test pattern generator (TPG) for built-in self-test (BIST), which can reduce switching activity during test application, is proposed. The proposed TPG, called dual-speed LFSR (DS...
Seongmoon Wang, Sandeep K. Gupta
110
Voted
JOCN
2010
70views more  JOCN 2010»
15 years 2 months ago
Optimizing Design Efficiency of Free Recall Events for fMRI
■ Free recall is a fundamental paradigm for studying memory retrieval in the context of minimal cue support. Accordingly, free recall has been extensively studied using behavior...
Ilke Öztekin, Nicole M. Long, David Badre
128
Voted
CHI
2005
ACM
16 years 4 months ago
Interaction design for literature-based discovery
Rapid growth in the scientific literature makes it increasingly difficult for scientists to keep abreast of findings outside their own narrowing fields of expertise. To help biome...
Meredith M. Skeels, Kiera Henning, Meliha Yetisgen...