Sciweavers

1052 search results - page 30 / 211
» Understanding POWER multiprocessors
Sort
View
IEEEPACT
2003
IEEE
14 years 28 days ago
Reactive Multi-Word Synchronization for Multiprocessors
Shared memory multiprocessor systems typically provide a set of hardware primitives in order to support synchronization. Generally, they provide single-word read-modify-write hard...
Phuong Hoai Ha, Philippas Tsigas
ISCA
2003
IEEE
116views Hardware» more  ISCA 2003»
14 years 28 days ago
A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay
Debuggers have been proven indispensable in improving software reliability. Unfortunately, on most real-life software, debuggers fail to deliver their most essential feature — a...
Min Xu, Rastislav Bodík, Mark D. Hill
CAISE
2008
Springer
13 years 9 months ago
Understanding and Improving Collective Attention Economy for Expertise Sharing
The importance and benefits of expertise sharing for organizations in knowledge economy are well recognized. However, the potential cost of expertise sharing is less well understoo...
Yunwen Ye, Kumiyo Nakakoji, Yasuhiro Yamamoto
SBCCI
2009
ACM
188views VLSI» more  SBCCI 2009»
14 years 2 months ago
Low-power inter-core communication through cache partitioning in embedded multiprocessors
We present an application-driven customization methodology for energy-efficient inter-core communication in embedded multiprocessors. The methodology leverages configurable cach...
Chenjie Yu, Xiangrong Zhou, Peter Petrov
CODES
2008
IEEE
14 years 2 months ago
Distributed and low-power synchronization architecture for embedded multiprocessors
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed arc...
Chenjie Yu, Peter Petrov