Sciweavers

122 search results - page 21 / 25
» User-controllable coherence for high performance shared memo...
Sort
View
ISCA
2005
IEEE
90views Hardware» more  ISCA 2005»
14 years 9 days ago
Optimizing Replication, Communication, and Capacity Allocation in CMPs
Chip multiprocessors (CMPs) substantially increase capacity pressure on the on-chip memory hierarchy while requiring fast access. Neither private nor shared caches can provide bot...
Zeshan Chishti, Michael D. Powell, T. N. Vijaykuma...
TVCG
1998
197views more  TVCG 1998»
13 years 6 months ago
A New Line Integral Convolution Algorithm for Visualizing Time-Varying Flow Fields
—New challenges on vector field visualization emerge as time-dependent numerical simulations become ubiquitous in the field of computational fluid dynamics (CFD). To visualize da...
Han-Wei Shen, David L. Kao
ASPLOS
2000
ACM
13 years 11 months ago
Hoard: A Scalable Memory Allocator for Multithreaded Applications
Parallel, multithreaded C and C++ programs such as web servers, database managers, news servers, and scientific applications are becoming increasingly prevalent. For these applic...
Emery D. Berger, Kathryn S. McKinley, Robert D. Bl...
ISCA
2007
IEEE
130views Hardware» more  ISCA 2007»
13 years 6 months ago
Non-Inclusion Property in Multi-Level Caches Revisited
The center of gravity of computer architecture is moving toward memory systems. Barring breakthrough microarchitectural techniques to move processor performance to higher levels, ...
Mohamed M. Zahran, Kursad Albayraktaroglu, Manoj F...
ISSAC
2007
Springer
128views Mathematics» more  ISSAC 2007»
14 years 25 days ago
Productivity and performance using partitioned global address space languages
Partitioned Global Address Space (PGAS) languages combine the programming convenience of shared memory with the locality and performance control of message passing. One such langu...
Katherine A. Yelick, Dan Bonachea, Wei-Yu Chen, Ph...