Sciweavers

643 search results - page 128 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
ICCSA
2007
Springer
14 years 3 months ago
FRASH: Hierarchical File System for FRAM and Flash
Abstract. In this work, we develop novel file system, FRASH, for byteaddressable NVRAM (FRAM[1]) and NAND Flash device. Byte addressable NVRAM and NAND Flash is typified by the DRA...
Eun-ki Kim, Hyungjong Shin, Byung-gil Jeon, Seokhe...
JCST
2008
94views more  JCST 2008»
13 years 9 months ago
Runtime Engine for Dynamic Profile Guided Stride Prefetching
Stride prefetching is recognized as an important technique to improve memory access performance. The prior work usually profiles and/or analyzes the program behavior offline, and u...
Qiong Zou, Xiao-Feng Li, Long-Bing Zhang
JSAC
2006
165views more  JSAC 2006»
13 years 8 months ago
ALPi: A DDoS Defense System for High-Speed Networks
Distributed denial-of-service (DDoS) attacks pose a significant threat to the Internet. Most solutions proposed to-date face scalability problems as the size and speed of the netwo...
P. E. Ayres, H. Sun, H. Jonathan Chao, Wing Cheong...
CODES
2006
IEEE
14 years 3 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
ISCA
2005
IEEE
90views Hardware» more  ISCA 2005»
14 years 2 months ago
Optimizing Replication, Communication, and Capacity Allocation in CMPs
Chip multiprocessors (CMPs) substantially increase capacity pressure on the on-chip memory hierarchy while requiring fast access. Neither private nor shared caches can provide bot...
Zeshan Chishti, Michael D. Powell, T. N. Vijaykuma...