Sciweavers

643 search results - page 19 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
VEE
2006
ACM
116views Virtualization» more  VEE 2006»
14 years 2 months ago
Relative factors in performance analysis of Java virtual machines
Many new Java runtime optimizations report relatively small, single-digit performance improvements. On modern virtual and actual hardware, however, the performance impact of an op...
Dayong Gu, Clark Verbrugge, Etienne M. Gagnon
MICRO
2006
IEEE
111views Hardware» more  MICRO 2006»
14 years 2 months ago
Memory Prefetching Using Adaptive Stream Detection
We present Adaptive Stream Detection, a simple technique for modulating the aggressiveness of a stream prefetcher to match a workload’s observed spatial locality. We use this co...
Ibrahim Hur, Calvin Lin
ICCAD
2005
IEEE
131views Hardware» more  ICCAD 2005»
14 years 5 months ago
Code restructuring for improving cache performance of MPSoCs
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
Guilin Chen, Mahmut T. Kandemir
ARC
2010
Springer
387views Hardware» more  ARC 2010»
14 years 3 months ago
Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods
Computing the solution to a system of linear equations is a fundamental problem in scientific computing, and its acceleration has drawn wide interest in the FPGA community [1–3]...
David Boland, George A. Constantinides
SBACPAD
2007
IEEE
143views Hardware» more  SBACPAD 2007»
14 years 2 months ago
A Code Compression Method to Cope with Security Hardware Overheads
Code Compression has been used to alleviate the memory requirements as well as to improve performance and/or minimize energy consumption. On the other hand, implementing security ...
Eduardo Wanderley Netto, Romain Vaslin, Guy Gognia...