Sciweavers

643 search results - page 32 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
CCS
2009
ACM
14 years 3 months ago
Secure in-VM monitoring using hardware virtualization
Kernel-level attacks or rootkits can compromise the security of an operating system by executing with the privilege of the kernel. Current approaches use virtualization to gain hi...
Monirul I. Sharif, Wenke Lee, Weidong Cui, Andrea ...
PLDI
1994
ACM
14 years 22 days ago
Memory Access Coalescing: A technique for Eliminating Redundant memory Accesses
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
Jack W. Davidson, Sanjay Jinturkar
MICRO
2002
IEEE
122views Hardware» more  MICRO 2002»
14 years 1 months ago
Microarchitectural denial of service: insuring microarchitectural fairness
Simultaneous multithreading seeks to improve the aggregate computation bandwidth of a processor core by sharing resources such as functional units, caches, TLB and so on. To date,...
Dirk Grunwald, Soraya Ghiasi
FPL
2009
Springer
117views Hardware» more  FPL 2009»
14 years 1 months ago
Data parallel FPGA workloads: Software versus hardware
Commercial soft processors are unable to effectively exploit the data parallelism present in many embedded systems workloads, requiring FPGA designers to exploit it (laboriously) ...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
MICRO
2009
IEEE
113views Hardware» more  MICRO 2009»
14 years 3 months ago
Portable compiler optimisation across embedded programs and microarchitectures using machine learning
Building an optimising compiler is a difficult and time consuming task which must be repeated for each generation of a microprocessor. As the underlying microarchitecture changes...
Christophe Dubach, Timothy M. Jones, Edwin V. Boni...