643 search results - page 39 / 129 » Using Hardware Counters to Automatically Improve Memory Perf... |
ACMMSP
2004
ACM
14 years 2 months ago
2004
ACM
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...
WMPI
2004
ACM
14 years 2 months ago
2004
ACM
Abstract. The large and growing impact of memory hierarchies on overall system performance compels designers to investigate innovative techniques to improve memory-system efficienc...
CODES
2005
IEEE
14 years 2 months ago
2005
IEEE
Multimedia vector instruction sets are becoming ubiquitous in most of the embedded systems used for multimedia, networking and communications. However, current compiler technology...
ANSS
2004
IEEE
14 years 12 days ago
2004
IEEE
To enable optimizations in memory access behavior of high performance applications, cache monitoring is a crucial process. Simulation of cache hardware is needed in order to allow...
MTDT
1999
IEEE
14 years 28 days ago
1999
IEEE
Continuing improvements in semiconductor fabrication density are enabling new classes of System-on-aChip architectures that combine extensive processing logic and high-density mem...