Sciweavers

643 search results - page 60 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
14 years 3 months ago
Exploiting narrow-width values for thermal-aware register file designs
—Localized heating-up creates thermal hotspots across the chip, with the integer register file ranked as the hottest unit in high-performance microprocessors. In this paper, we ...
Shuai Wang, Jie Hu, Sotirios G. Ziavras, Sung Woo ...
SOSP
1997
ACM
13 years 10 months ago
Cashmere-2L: Software Coherent Shared Memory on a Clustered Remote-Write Network
Low-latency remote-write networks, such as DEC’s Memory Channel, provide the possibility of transparent, inexpensive, large-scale shared-memory parallel computing on clusters of...
Robert Stets, Sandhya Dwarkadas, Nikos Hardavellas...
MICRO
2003
IEEE
148views Hardware» more  MICRO 2003»
14 years 2 months ago
Fast Secure Processor for Inhibiting Software Piracy and Tampering
Due to the widespread software piracy and virus attacks, significant efforts have been made to improve security for computer systems. For stand-alone computers, a key observation...
Jun Yang 0002, Youtao Zhang, Lan Gao
SIGMETRICS
2010
ACM
201views Hardware» more  SIGMETRICS 2010»
14 years 1 months ago
Transparent, lightweight application execution replay on commodity multiprocessor operating systems
We present S, the first system to provide transparent, lowoverhead application record-replay and the ability to go live from replayed execution. S i...
Oren Laadan, Nicolas Viennot, Jason Nieh
AICCSA
2006
IEEE
115views Hardware» more  AICCSA 2006»
14 years 2 months ago
Throughput of ARQ Protocols Over Nakagami and MIMO Block Fading Channels
Automatic-repeat request (ARQ) protocols are used to provide reliable communication in wireless networks. In this paper the throughput of the basic selective-repeat (SR) ARQ in bl...
Salam A. Zummo