643 search results - page 72 / 129 » Using Hardware Counters to Automatically Improve Memory Perf... |
ISCA
2010
IEEE
14 years 1 months ago
2010
IEEE
SIMD organizations amortize the area and power of fetch, decode, and issue logic across multiple processing units in order to maximize throughput for a given area and power budget...
MICRO
2009
IEEE
14 years 3 months ago
2009
IEEE
3D-integration is a promising technology to help combat the “Memory Wall” in future multi-core processors. Past work has considered using 3D-stacked DRAM as a large last-level...
ASPLOS
2008
ACM
13 years 10 months ago
2008
ACM
The C programming language is at least as well known for its absence of spatial memory safety guarantees (i.e., lack of bounds checking) as it is for its high performance. C'...
SBACPAD
2004
IEEE
13 years 10 months ago
2004
IEEE
Code compression has been used to minimize the memory area requirement of embedded systems. Recently, performance improvement and energy consumption reductionare observed as a by-...
SIGMETRICS
1999
ACM
14 years 1 months ago
1999
ACM
In this paper, we examine the availability and utility of idle memory in workstation clusters. We attempt to answer the following questions. First, how much of the total memory in...