Sciweavers

643 search results - page 79 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
ICDE
2005
IEEE
158views Database» more  ICDE 2005»
14 years 10 months ago
Cache-Conscious Automata for XML Filtering
Hardware cache behavior is an important factor in the performance of memory-resident, data-intensive systems such as XML filtering engines. A key data structure in several recent ...
Bingsheng He, Qiong Luo, Byron Choi
DATE
2010
IEEE
166views Hardware» more  DATE 2010»
14 years 1 months ago
A special-purpose compiler for look-up table and code generation for function evaluation
Abstract—Elementary functions are extensively used in computer graphics, signal and image processing, and communication systems. This paper presents a special-purpose compiler th...
Yuanrui Zhang, Lanping Deng, Praveen Yedlapalli, S...
DATE
2007
IEEE
145views Hardware» more  DATE 2007»
14 years 3 months ago
Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508
This paper proposes an innovative methodology to perform and validate a Failure Mode and Effects Analysis (FMEA) at System-on-Chip (SoC) level. This is done in compliance with the...
Riccardo Mariani, Gabriele Boschi, Federico Colucc...
GLVLSI
2007
IEEE
162views VLSI» more  GLVLSI 2007»
14 years 19 days ago
Utilizing custom registers in application-specific instruction set processors for register spills elimination
Application-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processo...
Hai Lin, Yunsi Fei
WMPI
2004
ACM
14 years 2 months ago
A low cost, multithreaded processing-in-memory system
This paper discusses die cost vs. performance tradeoffs for a PIM system that could serve as the memory system of a host processor. For an increase of less than twice the cost of ...
Jay B. Brockman, Shyamkumar Thoziyoor, Shannon K. ...