Sciweavers

643 search results - page 81 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
ASPLOS
2012
ACM
12 years 4 months ago
Providing safe, user space access to fast, solid state disks
Emerging fast, non-volatile memories (e.g., phase change memories, spin-torque MRAMs, and the memristor) reduce storage access latencies by an order of magnitude compared to state...
Adrian M. Caulfield, Todor I. Mollov, Louis Alex E...
EMSOFT
2005
Springer
14 years 2 months ago
Compiler-guided register reliability improvement against soft errors
With the scaling of technology, transient errors caused by external particle strikes have become a critical challenge for microprocessor design. As embedded processors are widely ...
Jun Yan, Wei Zhang
ISARCS
2010
188views Hardware» more  ISARCS 2010»
14 years 23 days ago
Component Behavior Synthesis for Critical Systems,
Abstract. Component-based architectures are widely used in embedded systems. For managing complexity and improving quality separation of concerns is one of the most important princ...
Tobias Eckardt, Stefan Henkler
ISCA
2002
IEEE
96views Hardware» more  ISCA 2002»
14 years 1 months ago
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
Leakage power is dominated by critical paths, and hence dynamic deactivation of fast transistors can yield large savings. We introduce metrics for comparing fine-grain dynamic de...
Seongmoo Heo, Kenneth C. Barr, Mark Hampton, Krste...
USENIX
1994
13 years 10 months ago
Reducing File System Latency using a Predictive Approach
Despite impressive advances in file system throughput resulting from technologies such as high-bandwidth networks and disk arrays, file system latency has not improved and in many...
Jim Griffioen, Randy Appleton