Sciweavers

162 search results - page 14 / 33
» Using Hardware Performance Monitors to Isolate Memory Bottle...
Sort
View
DATE
2008
IEEE
171views Hardware» more  DATE 2008»
14 years 1 months ago
Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip
Efficient use of the memory hierarchy is critical for achieving high performance in a multiprocessor systemon-chip. An external memory that is shared between processors is a bottl...
Arno Moonen, Marco Bekooij, Rene van den Berg, Jef...
TPCTC
2009
Springer
190views Hardware» more  TPCTC 2009»
14 years 1 months ago
A Performance Study of Event Processing Systems
Abstract. Event processing engines are used in diverse mission-critical scenarios such as fraud detection, traffic monitoring, or intensive care units. However, these scenarios hav...
Marcelo R. N. Mendes, Pedro Bizarro, Paulo Marques
PLDI
1994
ACM
13 years 11 months ago
Memory Access Coalescing: A technique for Eliminating Redundant memory Accesses
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
Jack W. Davidson, Sanjay Jinturkar
JVM
2004
132views Education» more  JVM 2004»
13 years 8 months ago
Solaris Zones: Operating System Support for Server Consolidation
e a new operating system abstraction for partitioning systems, allowing multiple applications to run in isolation from each other on the same physical hardware. This isolation prev...
Andrew Tucker, David Comay
SIGMOD
1997
ACM
135views Database» more  SIGMOD 1997»
13 years 11 months ago
High-Performance Sorting on Networks of Workstations
We report the performance of NOW-Sort, a collection of sorting implementations on a Network of Workstations (NOW). We find that parallel sorting on a NOW is competitive to sortin...
Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau,...