162 search results - page 17 / 33 » Using Hardware Performance Monitors to Isolate Memory Bottle... |
120
click to vote
IEEEPACT
2009
IEEE
15 years 9 months ago
2009
IEEE
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
149
click to vote
TCAD
2008
15 years 2 months ago
2008
Abstract--Thermal issues are fast becoming major design constraints in high-performance systems. Temperature variations adversely affect system reliability and prompt worst-case de...
132
click to vote
JILP
2000
15 years 2 months ago
2000
Load latency remains a signi cant bottleneck in dynamically scheduled pipelined processors. Load speculation techniques have been proposed to reduce this latency. Dependence Predi...
139
click to vote
ASPLOS
2006
ACM
15 years 9 months ago
2006
ACM
Control-Flow Integrity (CFI) is a property that guarantees program control flow cannot be subverted by a malicious adversary, even if the adversary has complete control of data m...
133
click to vote
ISCA
2009
IEEE
15 years 9 months ago
2009
IEEE
Recent research advocates memory streaming techniques to alleviate the performance bottleneck caused by the high latencies of off-chip memory accesses. Temporal memory streaming r...