Sciweavers

162 search results - page 32 / 33
» Using Hardware Performance Monitors to Isolate Memory Bottle...
Sort
View
FMCAD
2006
Springer
13 years 10 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
ACMSE
2004
ACM
14 years 14 hour ago
Execution characteristics of SPEC CPU2000 benchmarks: Intel C++ vs. Microsoft VC++
Modern processors include features such as deep pipelining, multilevel cache hierarchy, branch predictors, out of order execution engine, and advanced floating point and multimedi...
Swathi Tanjore Gurumani, Aleksandar Milenkovic
SOQUA
2007
13 years 7 months ago
Designing multi-layers self-adaptive complex applications
The impossibility of statically determining the behavior of complex systems that interact at runtime with heterogeneous devices and remote entities, may lead to unexpected system ...
Davide Lorenzoli, Davide Tosi, Salvatore Venticinq...
MICRO
2009
IEEE
129views Hardware» more  MICRO 2009»
14 years 1 months ago
Execution leases: a hardware-supported mechanism for enforcing strong non-interference
High assurance systems such as those found in aircraft controls and the financial industry are often required to handle a mix of tasks where some are niceties (such as the contro...
Mohit Tiwari, Xun Li, Hassan M. G. Wassel, Frederi...
ISLPED
2004
ACM
151views Hardware» more  ISLPED 2004»
14 years 11 hour ago
Dynamic voltage and frequency scaling based on workload decomposition
This paper presents a technique called “workload decomposition” in which the CPU workload is decomposed in two parts: on-chip and off-chip. The on-chip workload signifies the ...
Kihwan Choi, Ramakrishna Soma, Massoud Pedram