Sciweavers

285 search results - page 53 / 57
» Using the Compiler to Improve Cache Replacement Decisions
Sort
View
ISCA
2011
IEEE
333views Hardware» more  ISCA 2011»
12 years 10 months ago
The impact of memory subsystem resource sharing on datacenter applications
In this paper we study the impact of sharing memory resources on five Google datacenter applications: a web search engine, bigtable, content analyzer, image stitching, and protoc...
Lingjia Tang, Jason Mars, Neil Vachharajani, Rober...
DAC
1997
ACM
13 years 11 months ago
Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
—Many application-specific architectures provide indirect addressing modes with auto-increment/decrement arithmetic. Since these architectures generally do not feature an indexe...
Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas
TIT
1998
93views more  TIT 1998»
13 years 6 months ago
Detection Techniques for Fading Multipath Channels with Unresolved Components
— In this paper we consider noncoherent detection structures for multipath Ricean/Rayleigh fading channels. The multipath components are assumed to be unresolved, with known dela...
Florence Danilo, Harry Leib
MICRO
2002
IEEE
122views Hardware» more  MICRO 2002»
13 years 11 months ago
Microarchitectural denial of service: insuring microarchitectural fairness
Simultaneous multithreading seeks to improve the aggregate computation bandwidth of a processor core by sharing resources such as functional units, caches, TLB and so on. To date,...
Dirk Grunwald, Soraya Ghiasi
DAC
1997
ACM
13 years 11 months ago
Remembrance of Things Past: Locality and Memory in BDDs
Binary Decision Diagrams BDDs are e cient at manipulating large sets in a compact manner. BDDs, however, are inefcient at utilizing the memory hierarchy of the computer. Recent ...
Srilatha Manne, Dirk Grunwald, Fabio Somenzi